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ABSTRACT: 
An abstract of the thesis of Ping Xu for the Master of Science in Electrical and Computer 
Engineering on May 4, 1994. 
Title: High-Frequency Analog Voltage Converter Design 
For many high-speed, high-performance circuits, purely differential inputs are 
needed. This project focuses on building high-speed voltage converters which can 
transfer a single-ended signal to a purely differential signal, or a differential input signal 
to a single-ended signal. 
Operational transconductance amplifier (OTAs) techniques are widely used in 
high-speed continuous-time integrated analog signal processing (ASP) circuits because 
resistors, inductors, integrators, buffers, multipliers and filters can be built by OT As and 
capacitors. Taking advantage of OT As, very-high-speed voltage converters are designed 
in CMOS technology. These converters can work in a frequency range from DC (OHz) up 
to lOOMHz and higher, and keep low distortion over a± 0.5V input range. They can 
replace transformers so that designing fully integrated differential circuits becomes possi-
ble. 
The designs are based on a MOSIS 2µm n-well process. SPICE simulations of 
these designs are given. The circuit was laid out with MAGIC layout tools and fabricated 
through MOSIS. The chip was measured at PSU and Intel circuit labs and the experimen-
tal results show the correctness of the designs. 
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CHAPTER I 
INTRODUCTION 
In recent years, with the growing industrial demand for signal processing systems 
operating at higher and higher frequencies, more and more attention is being paid to ana-
log signal processing (ASP) techniques and circuits. Because continuous-time analog cir-
cuits do not need switching circuitry, sampling, or AID and DIA conversion, have lower 
power consumption, and no switching noise, they have special advantages in applications 
in many fields, such as filters, communication systems, and read-out and preprocessing 
electronics in detector arrays. 
Operational transconductance amplifiers (OTAs) have simple circuitry, good 
linearity and very wide bandwidth. Using transconductors and capacitors to build high-
frequency circuitry is being given more and more attention, especially for OTA-C 
integrated filters. This results in the design of a high-performance transconductor becom-
ing an important task. 
Transconductance-capacitor filter technology is developing very fast because it 
provides a way to build continuous-time filters in integrated circuits. The method to build 
transconductance-C filters uses one transconductance to simulate a passive resistor, and 
u+o transconductances and one capacitor to simulate a passive inductor. 
Some attractive filter designs have been given [1 - 5, 21]. The design in [5] gives 
a low-pass filter working at very high cut-off frequency (98MHz ). Because the circuitry 
has a balanced differential input (and differential output) OTA as the basic cell, a purely 
differential input signal is needed. Since the signal coming from a signal generator is 
single-ended, in its measurement setup (see Fig. 1), a high-frequency voltage transformer 
2 
was used to convert the single-ended signal to purely differential inputs for the next stage 
of the filter. In the set-up, another transformer is used to transfer the differential output to 
a single-ended output which goes to the measurement instruments. 
reference path 
cable 
50ohm 
I Fll..TER .. I 
Figure. 1. Test circuit for the filter measuremenL 
This measurement setup performs well, but it has some problems. One is that the 
".lti" 
voltage transformer has a huge volume compared to that of,;integrated filter. If we want to 
'\ 
design a fully integrated filter (which usually has differential input and output), the 
transformer should be integrated into the chip which is measured. Another problem is 
that the transformer can just work over a finite frequency range, it can not work for DC, 
low-frequency and very-high-frequency signals. This will limit the use of the filter which 
is supposed to work over a wide range. 
Fully-balanced circuits can cancel out all even-harmonic distortions caused by 
nonlinearity, and have much better signal-to-noise (SIN) ratio, power supply rejection 
ratio (PSRR) and common-mode rejection ratio (CMRR). Therefore, differential input 
and output designs are often used in OT A-C filters and other high-performance circuits. 
3 
In the real world, the signal source usually is single-ended, and voltage converters 
(single-ended to differential and differential to single-ended) are needed. 
In this project, we use CMOS and OTA techniques to design high-speed voltage 
converters and some other measurement circuits. First, we study the single-ended to dif-
ferential voltage converter. 
The requirements for the converter are very strict. It should work from DC to 
lOOMHz or more and the hannonic distortion (nonlinearity) must be small. Its output 
must give a purely differential signal. Therefore, the converter needs to meet the follow-
ing requirements: 
A. It can work from DC to very high frequencies with a cut-off frequency of at least 
lOOMHz. 
B. It has good linearity and low harmonic distortion ( <1 % ) up to very high frequencies 
over a ±0.5V input (output) range. 
C. Its DC offset is small. 
D. The output signals are purely differential, i.e., the two outputs have the same ampli-
tude, opposite phase, and same phase error at any frequency. 
E. It has adequate driving ability to drive the next stage, and load. 
We used OT As as basic cells to design the converters. So designing good OT As 
is very important. We designed several differential OTAs and an output buffer. Then 
based on these basic cells, we designed the high-frequency analog voltage converter. The 
design was simulated by SPICE. A layout of the circuit was created with a layout tool: 
Magic. Finally, the chip was fabricated. 
CHAPTER IT 
OTA DESIGN 
We use OTAs as basic cells to design the voltage converters. First we design 
differential-input (differential-output) transconductance amplifiers (OT As). The basic 
idea is to find first a small basic OT A cell, then use current mirrors to get purely differen-
tial output currents. we can use cascode current mirrors to obtain higher output 
impedance and more accurate current copies. 
2.1 Basic OT A Cells 
Since OT As find more and more applications in high frequency circuitry, there 
are many papers introducing different OTA cell designs [6-9]. In our case, we prefer to 
use some wide-bandwidth, good-linearity, as well as simple-circuitry MOSFET OTAs. 
First we will study how a MOSFET works. 
MOSFET (Metal-Oxide-Silicon Field-Effect-Transistor) is a four-tenninal elec-
tronic element; its symbol is shown in Fig. 2. la and its equivalent small-signal model in 
Fig. 2.1 b. Following the general notation, V;j represents the voltage between terminals i 
and j and I; is used for the current through terminal i. Using the square-law model, the 
drain current, Id, of a MOSFET is determined by the voltages Vgs and Vds, and can be 
written as 
0 
Id =i k[2(V8s - Vr)V ds - V~](l + A.V ds) 
2 . 
k(Vgs - Vr) (1 + A.V ds) 
Vgs ~ Vr 
Vr :::;; Vgs & V ds :::;; V ds,sar 
Vr :::;; V8s & V ds,sai ~ V ds 
(2.1) 
where 
k _µCox W --,:-y 
5 
(2.2) 
is called transconductance parameter and V ds ,sai = V8s - VT is the saturation voltage. µ is 
the mobility of electrons or holes, Cox is gate oxide capacitance per unit area, W and L 
are the channel width and channel length of the transistors, respectively. VT is the thres-
hold voltage of the transistor and A. is the channel-length modulation parameter. 
Oo 
G~ B 
s 
!\11v10SFET PMOSFET 
(a) 
Ro 
t---o D G 
Cgct 
Cgs 
s 
(b) 
Figure. 5. A symbol (a) and a small-signal AC model (b) of a MOSFET. 
"D .. represents the drain terminal of the MOSFET, "G" the gate, "S" the 
source, and "B .. the bulk. Cgd is the gate-drain capacitor, Cgs the gate-
source capacitor, Cbd the bulk-drain capacitor, and Cbs the bulk-source 
capacitor. Rv is the bulk resistor of the drain diffusion, Rs the bulk resis-
tor of the source diffusion, and r ds the small-signal output resistor 
between source-drain. 
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In (2.1), the range { Vgs =::;; Vr } is called cut-off region, the range 
{VT =::;; V gs & V ds ~ V ds ,sat } is the triode region, and the saturation region is in 
{ Vr =::;;vgs & Vds,sat =::;;vds }. A MOS transistor is usually biased in the saturation region 
because: (1) A MOS transistor is easier to bias in the saturation region than in the triode 
region. (2) In the saturation region Id is large and is almost independent of V ds because A 
is small. (3) The output impedance, r ds, is near constant with a large value, which is 
avds 1 1 +A.Vvs _ 1 
r ds = (did )fo = Ak (Va.~ - Vr )2 = XI D - !JD (2.3) 
In saturation, the transistor can be seen as a voltage-controlled current source, or a tran-
s~onductor, with the transconductance being 
a~ 2/v 
gm =(~)1D=2k(VGs-Vr)(l+A.Vvs)= ~ u 
gs GS - YT 
(2.4) 
neglecting the body effect and channel-length modulation effect, the drain current Id is 
Id= k(Vgs -Vr )2 (2.5) 
voo 
10,1 10,2 
VM VN 
V$$ 
Figure. 3. A basic transconductance cell. · 
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An OT A design is shown in Fig. 3, where M 1 - Mg compose the basic OT A cell. 
Assume the drain current through M; is I;, all transistors work in the saturation region, 
and V c is a bias voltage; then 
/3 = k3 (V;n1 -Vss -Vr )2 
l4=k4(V;n2-Vc -Vr )2 
Is = ks ( V;n 1 - V c - Vr )2 
I 6 = k6 (V;n2-Vss -Vr )2 
(2.6a) 
(2.6b) 
(2.6c) 
(2.6d) 
where k; is the transconductance parameter defined in (2.2) and Vr the threshold vol-
tage. If these transistors have the same size, we have k 3 = k4 = .. = k. On deriving eqs. 
(2.6a) - (2.6d), note that V 1 - VM = V 2- VN =Ve -Vss, because M 1andM7, M 2 and Mg 
carry the same currents. 
By using a current mirrors, the total differential output current I out can be calcu-
lated as a function of the differential input voltage V d = V;n 1 - V;n 2, i.e., 
lout = lo,1 - lo,2 
=/3+/4-/5-/6 
= 2k(Vc -Vss )Vd 
Therefore, the basic OT A has a constant transconductance 
gm= 2k(Vc -Vss) 
(2.9) 
(2.10) 
which is independent of Vr and can be tuned by changing the bias voltage V c. Note that 
for the basic cell all transistors are NMOSFETs which are chosen to be identical for easy 
control of process tolerances. To maintain all transistors in Fig. 3 in saturation, the dif-
ferential input voltage must fulfill the condition 
I v d I ~ 2( I v c I - v T ) (2.11) 
Fig. 4 shows another basic OT A cell. The principle is very similar to the first one. 
The only difference is that this circuit uses a simpler basic cell, and needs another vol-
8 
tage supply. Because it uses another voltage source directly instead of using voltage fol-
lower to get the bias voltages, this design has better linearity than the first design, but it 
needs a good voltage source VB. In the next section, we will introduce a differential OTA 
based on this cell. 
IA ~IB 
M2. M3. 
Uss 
Figure. 4. Another basic transconductance cell. 
Another design for a single-ended-input (output) transconductance cell is given 
by C. S. Park and R. Schaumann (see Fig. 5 and [8]). This transconductance amplifier, 
Gm, is a very attractive design, which is very simple (only 4 transistors), and has good 
linearity and very high bandwidth. 
Analyzing this structure is straightforward. Assuming matching between the 
geometrically identical n-MOS devices, Ml, M3, and between the p-MOS devices M2, 
M4, and using the standard square-law model for MOS devices in their saturation region, 
the currents IA and IB, defined in Fig. 4, are easily derived as 
IA = Keff (Vc1 -V;n -Vrn1 -I Vrp21)2 (2.12) 
where 
ls =Keff(Vin +Va4-Vrn3- IVrp41)2 
Ke// =knkpl(~ +~)2 
kn ,p = tµn ,p Cox (W IL )n ,p 
VCI 
'in 0-----: 
1,. 
M2 
Ia 
v~ ~ 
Vuo 
'but 
Vss 
Figure. 5. 4-transistor transconductance cell. 
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(2.13) 
(2.14) 
(2.15) 
and Vrn 1.3 > 0, Vrp 2,4 < 0 are the threshold voltages of the corresponding devices, VG 1 
and Vc 4 are bias voltages. For our use, we can assume Vrnl =Vrn3' Vrp2=Vrp4· We 
also connect VG 1 to V DD and V G4 to Vss, so we do not need additional bias voltages. 
This yields: 
lout =IA -ls 
= -4Keff (VDD - Vrn 1 - I Vrp2 DVin (2.16) 
The Gm has a constant transconductance parameter 
gm = -4Keff CVDD -Vrn,p) (2.17a) 
where 
Vrn,p = Vrn,i +I Vrp,i I 
10 
(2.17b) 
Because OT As have good characteristics such as high speed, simple circuitry and 
small silicon area, they are often used to simulate (replace) other basic elements, such as 
resistors, inductors, etc. 
If we connect the input and output of the 4-transistor cell, Gm, in Fig. 5, we will 
get a grounded-resistor with a value of 1/gm. In integrated circuits, building a resistor 
takes large area and the accuracy of the resistor value is bad. Additionally, there is a 
large parasitic capacitance with the resistor so it is rather difficult to build a good resistor 
(especially a large-value resistor). Using OT As to replace true resistors is a good way to 
solve this problem. Of course, there are other ways to build integrated resistors [10, 11], 
but the method mentioned above is very simple, and matches the OT A in perf onnance. 
2.2 Differential Input (Output) OT A Design 
Based on the basic cell in Fig. 4, a differential input (output) OT A was designed 
(see Fig. 6). It assumes that all n-type transistors have the same parameters and sizes, as 
do the p-type transistors, for easy control of process tolerances and reduced matching 
requirements. 
Labeling the currents through the eight composite devices M;. M;N and M;. M;p 
as I;, i = 1, ... , 8, and using eqs. (2.12)-(2.15) with VDD =-Vss, yields 
and 
I 1 = Keff (V;n 1 - Vss - Vrn 1 - Vrp i)2 
= Keff (Vin I+ VDD -Vrnp 1)2 
I 2 = Keff (V;n 1 +VB -VrnpV2 
I 3 = Keff (Vin2 +VB -Vrnp3)2 
(2.18) 
(2.19) 
(2.20) 
Similarly, 
I 4 =Ket/ (V;n2 + Vvv -Vrnp4)2 
Udd 
ue SN 
H? 
Dut.q( I , I 6 
M2 .. 
M2 
t11 
-vs 
Vaa 
Figure. 6. A differential input/output OT A. 
I 5 =Ket/ (Vvv -V;n 1 -Vrnps)2 
I 6 =Ket/ (VB -V;n i -Vrnp6)2 
I 7 = Keff (VB -V;n2- Vrnp1)2 
I 8 =Ket/ (Vvv -V;n2-Vrnps)2 
Uln2 
The currents through terminals Outland Out2, lout 1 and l 0 w2, respectively, are 
I out 1 = [ (/ s +I 1) - (/ 1 +I 3)] 
11 
(2.21) 
(2.22) 
(2.23) 
(2.24) 
(2.25) 
(2.26) 
1out2 = [ (1 6 +Is) - (/ 2+1 4)] 
Eq. (2.26), with (2.18)-(2.25), yields 
lout 1 =Ket/ (2Vvv - Vrnp 1 -Vrnp5) (-2V;n 1 - Vr,1P5+ Vrnp 1) 
12 
(2.27) 
+ Keff (2VB - Vrnp3- Vrnp1) (-2V;n2- Vrnp7 + Vrnp3) (2.28) 
For purely differential inputs, V;n 1 = -V;n2 = t V;n, 
lout 1 = -2Keff (Vvo - VB+ ~Vr) V;n + Keff [(2Vvv - Vrnp 1 - Vrnps) x 
(Vrnp 1 -Vrnps)+ (2VB -Vrnp3-Vrnp1)(Vrnp3-Vrnp1)] (2.29) 
where 
~Vr = Vrnp3+Vrnp1-Vrnp1-Vrnp5 (2.30) 
is very small because Vrnp 1 + Vrnps = Vrnp3 + Vrnp7· By the same principle 
lout2 = 2Keff (Vvo -VB +~Vr) V;n +Keff [(2Vov -Vrnp4-VTnp8) X 
(Vrnp4 - Vrnp s) + (2V B - Vrnp 2 + Vrnp 6)](Vrnp 2 - Vrnp 6)] (2.31) 
Neglecting the body effect, Vrnpi = Vrnpj and ~Vr =0, eqs. (2.29) and (2.31) show that 
the circuit has the ideal linear transconductance parameter 
gm = 2Keff (Voo - VB) (2.32) 
which is independent of Vr and can be tuned by changing the bias voltage VB . Body 
effect causes de offset (the second terms in (2.29) and (2.31)) and small nonlinearities 
because ~ Vr is signal-dependent. The de offset is canceled in differential operation. 
The circuit's balanced structure with a symmetrical differential output leads to 
very low offset and high power supply rejection. Also, because identical cells are used 
for the upper and lower parts, the traditional current mirrors that we used to obtain 
current subtraction are eliminated: a simpler circuit is obtained and internal nodes are 
avoided. We can expect the circuit to have very good high-frequency performance. 
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Simulation results 
With 2µm n-well CMOS process models, the circuit in Fig. 6 was simulated by 
SPICE. Note that Vss is connected to the substrate of all n-type transistors and V DD to 
that of all p-type transistors. Thus, body effect is considered. The transistor parameters 
are VTn = 0.858 V, Kn = 66.0 µA IV2, Vrp = -0.889 V, KP = 19.l µA IV2• VvD = -Vss = 
5 V. A 3% layout mismatch among these device is assumed for the simulations. The 
device sizes (in µm) (W IL )n = 25/2, (W IL )p = 18/2 were used. VB can change to vary 
the transconductance. The power consumption is about 17mW. 
DC peiformance: For a load of R = lk n, the simulated DC transfer curve and its slope, 
the transconductance, are shown in Fig. 7 for VB = 4.3 V and 4.6 V. Good linearity 
(linearity error 0.4%) is obtained over a differential input range as large as 4 Vp-p. The 
linearity error is defined as 
lout 1 -lout7.. 
__ 4.3 
...... 4. 6 
gm 
·-·.4.3 
____ .4.6 
Vs 
E= lout 1 -fou12-gm (0) (V;n I -V;n2) 100% 
gm (O)(V;n 1 - V;nz) 
2oou-+-~~~-+-~--------+----------+----------+---------+------,,--; 
lOOu 
/" ....__. -- .. ,,,---- ·-·--------
0 
... 
I 
-1 OOu 1 .... · · -···f ;;/"= I I I I .. J 
l 
--1--,..G.--+-----+-----t-----r----r---.I -200u 1 j 
-3 . -2 :...1 0 1 
I 
2 3 
Figure. 7. SPICE simulation of DC transfer function of circuit in Fig. 6. 
(2.33) 
14 
where gm (V) is the voltage dependent transconductance. For the assumed layout 
mismatch of 3%, the offset is very small (about 0.1 µA). Simulations also show that the 
linearity is only slightly affected by the mismatch of transistor sizes and the mismatch in 
bias voltages VB, -VB. 
Distortion: For 1 Vp-p input signal at/ = 10 MHz and lOOMHz, the simulated harmonic 
distortion for the circuit is: THD = 0.19% at 10 MHz and THD = 0.26% at 100 MHz. 
AC peiformance: The input capacitance is about 35 fF, the output capacitance about 
25 f F; the output impedance is larger than 100 k Q until 100 MHz. For a load R = 1 k n, 
paralleled by C = 50/F on each output node and VB = 4.3 V, the -3dB frequency of the 
Gm cell reaches 2.2GHz. Note that this frequency is determined by the load R paral-
leled with C -:::.15/F. The phase error is smaller than 1 degree until 35 MHz (see Fig. 8). 
The dual-sided power supply rejection (PSR) at f = 10 MHz for both V DD and Vss in 
Id =lout i -10 ur2 exceeds lOOdB. Common-mode rejection (CMR) is about 90dB. The 
very high cut-off frequency is the most important advantage of the circuit. 
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Figure. 8. Frequency response of the differential OT A in Fig. 6. 
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The Second Differential OT A 
We use the basic OTA cell in Fig. 4 to build another differential OT A (see Fig. 
9). Cascode current mirrors are used to create the purely differential current. In Fig. 9, 
I 11,l 23 and I 21 are copies of/ 9 (/ u = / 23 =I 21=mI9 ). I 21,/ 10 and I 25 are copies of I 19· 
At Node Outl, 
I out 1 =I 11 - / 25 = m (I 9 - I 19 ) 
where m is the copy ratio. At Node Out2, 
I out 2 = I 21 - I 21 = m (I 19 - I 9 ) 
So when Ve =O, with (2.9) 
I out 1 = m (I 9 - I 19) 
=2mk(Vc -Vss )Vd 
=-2mkVss Vd 
where k is defined in (2.2); thus 
lout 1 =-lout 2 
(2.33) 
(2.34) 
The circuit is a purely differential output OT A. The input can be purely differential or a 
single-ended, but it has much better performance for differential input. 
Note that we use cascode current mirrors instead of using simple current mirrors 
to obtain more accurate current copies and to reduce the errors when transferring the 
basic OT A currents to the output stage. Another advantage is that cascode current mirrors 
can provide much higher output impedance for the output stages, as required for a good 
OTA. 
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When designing this OTA, we must be very careful choosing the sizes of indivi-
dual transistors, especially for the current mirrors. Generally speaking, using current mir-
rors drops the frequency response dramatically. We can analyze the reason for the effect 
on the frequency response of I out 1 · 
For an input signal V;n, the voltage transfer path is V;n 1 ->Node 1 ->Node 25 -> 
Vout2· Because the bandwidth of PMOS transistors is much worse than NMOS, the 
design for PMOS current mirrors is more important and the pole at Node 1 becomes very 
critical. 
At Node 1, we find the large capacitance 
- 1 C --r(Cgs9+Cgs23+Cgs11 +Cgd9+Cgd23+Cgdll +Cgb9+ ... ) 
Usually Cgs9 > Cgd9 » Cgb9· If at this node, the impedance is also large, the pole 
becomes very critical. By choosing the ratio m much smaller than unity, that is, we 
choose the size of M 9 (M 19) much larger than M 23, M 11 (M 10, M 21), the resistance is 
very low (about 2/gm9). The capacitance is small also because we choose small sizes for 
M 10, M 11. Thus, the frequency response is improved greatly. Also, we reduce the output 
current and the whole OTA uses less power. But, at the same time the current gain is 
reduced. 
The performance of the OT A 
Based on a MOSIS 2µm CMOS process, we used SPICE to simulate the circuit. 
The process model is the same as the one we used in the last section. At output nodes 
Outl and Out2, a 5k n resistor and a 50/F capacitor were connected as a load (in Fig. 9, 
the currents through the load resistors RI and R 2 are lout i, lout2 ). For a purely differen-
tial input, the DC and AC perf onnance of the OT A are shown in Fig. 10 and 11. Fig. 11 
shows the AC performance with different capacitive loads (0 - 0.25pF ). 
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Figure. 10. DC transfer function of OT A 2. 
ioutl, iout2 are the two output currents of the OTA. 
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Figure. 11. Frequency response of OT A 2. 
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We can see that for an input range of Vd = ±2V the OT A output current maintains 
good linearity (error< 0.5%). The DC offset is very small (about lµA). Also lout 1 and 
lour2 (the currents through two load resistors R i, R 2) have the same offset. This results in 
common-mode offset cancellation in the next stage. For a single-ended input, the DC 
performance of the OT A is shown in Fig. 12. Compared to the differential input, the 
linearity is seen to be much worse, because the whole circuitry is symmetric, and some 
nonlinearities on one side are canceled on the other side. If the input is not differential, 
we will not have this canceling effect. 
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Figure. 12. DC transfer function of OTA 2 with single-ended input. 
ioutl, iout2 are the two output currents of the OT A. 
In Fig. 11 the DC response shows that the output is purely differential. With a 
load of lk n and 50/F, the cut-off frequency (j -3dB) can reach 300MHz. Because of the 
properties of OT As, such as current output instead of voltage output, low gain stage, etc., 
the frequency response is very sensitive to the load (especially for a capacitive load). If 
the OT A needs to drive a large capacitance, an analog buffer is needed, otherwise the 
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cut-off frequency will drop dramatically. We will discuss the design of a buffer in the 
next chapter. 
An advantage of this OTA is that besides the power supply Vnn, Vss (and 
Ground), this OT A does not need any other bias voltage. 
To obtain good linearity and low offset for this OT A, good current copying is 
necessary. For accurate current copying, careful attention must be paid to the current mir-
rors. We already mentioned cascode current mirrors, also we prefer to use large size 
transistors for this OT A which will give larger transconductance parameter and raise the 
cut-off frequency. As we discussed in Section 2.1 for the second differential OTA, a 
large transconductance parameter leads to a lower impedance level and smaller RC 
time-constant at internal nodes. 
2.3 Differential to Single-ended Output OTA Design 
We discussed the design of a differential input (output) OTA above. Sometimes 
we need to convert a differential voltage to a single-ended voltage, e.g., for measure-
ments, because an instruments' inputs are single-ended. Compared to single-ended to 
differential conversion, this is an easier task. 
The circuit is shown in Fig. 13. The design principle is similar to the last OTA 
design (see Fig. 9). We can see from Fig. 13, the same basic OT A cell, and cascode 
current mirrors are used. Instead of using current mirrors to get two outputs, here we 
need to get one output. We can see that the circuitry is simpler, and we can expect that 
the capacitance at the critical nodes is smaller and higher cut-off frequency can be 
obtained. 
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2.4 Offset-reduced OT A Design 
The 4-transistor transconductance cell design in Fig. 5 is very simple, but it has 
some drawbacks. One is that it has a quite large DC offset. In most CMOS processes the 
substrate of all n-type transistors connects with Vss, and the substrate of all p-type 
transistors connects with V DD • This causes body effect and a rather large DC offset for 
this circuit. Another problem is that its input range is small, about± Vr because we need 
to keep all transistors working in the saturation region. 
In Fig. 14 we give a method for deleting the DC offset of the transconductance. 
The principle is that a second transconductance, an exact copy of the first one, is used. 
The input of the second cell is connected to ground. These two identical cells should 
have the same DC offset. We use two pairs (n-type and p-type) of current mirrors to 
transfer the off set of the second cell to the output of the first cell, to delete the offset of 
the first one. This results in an transconductance with very small DC offset. 
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Figure. 14. Offset-reduced single-ended Gm cell. 
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iota is output current of circuit in Fig. 14. 
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Figure. 16. DC transfer functions of circuits in Fig. 14 and Fig. 5. 
iotal is output current of circuit in Fig. 14. 
iout2 is output current of circuit in Fig. 5. 
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Because of the body effect, the upper composite transistor (discussed in Section 
2.1) has larger transconductance than the lower composite transistor. We can choose 
wider transistors for the lower device to delete the imbalance. As a result, the linear input 
range is also extended. The phase and DC performance of this off set-reduced circuit and 
the original one are shown in Fig. 15 and Fig. 16. A 5k n resistor and a 50/F capacitor 
were connected as a load. We can see the additional offset-reduced device does not 
significantly affect the bandwidth of the original device. 
3.1 Introduction 
CHAPTER III 
BUFFER DESIGN 
In the last chapter, we discussed that the load driving ability of OTAs is often 
very weak. In many cases a good analog buffer is needed. The requirements for this 
buffer are: 
1. Operating range from DC to very high frequencies (> 250MHz). 
2. Very low harmonic distortion. 
3. Low DC offset. 
4. Simple circuitry and low power consumption. 
These specifications can be met by the differential buffer to be introduced. This circuit 
can also be used as output buff er for the voltage converter. 
Linear high-speed buffers are very useful for both testing and internal signal 
transfer in integrated circuits (!Cs). Although testing of !Cs is fairly mature in the digital 
domain, the testability of the analog portion of a mixed-mode IC is currently a major 
design problem. The problem is particularly serious in OT A-C integrated filter circuits 
where differential inputs and outputs are normally used and the working frequency can 
reach lOOMHz or more [5]. The perlonnance of the !Cs (e.g. accuracy, noise, PSRR, 
CMRR) depends heavily on the amount of parasitic capacitance connected to critical 
nodes: in some cases even an extra 50fF can result in significant perlormance degrada-
tion. If a circuit needs to drive a following stage with larger input capacitance, a good 
analog differential buffer is needed. 
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Currently most analog buffers appear to work only below 20MHz and for many 
applications their linearity is not adequate [12-14]. The shortcomings are addressed by 
the simple high-speed CMOS differential buffer with excellent linearity presented in the 
following. 
3 .2 Circuit Description 
Consider the circuit in Fig. 17. For a ± 5V power supply, M 9 - M 12 as a bias cir-
cuit provides a rather accurate Vc 1 = -2.5V and Vc2 = +2.5V (-l.25V and +l.25V when 
the power supply is ± 2.5V) bias voltage. M 1 - Ms and M 1A - M 8A form the main parts 
of the buffer. Only the part M 1 - Ms is analyzed because the working principle for 
M 1 - Ms is the same as that of M lA - M SA • 
Assume that the parameters for all n-channel (and p-channel) transistors are the 
same. M 1 and M 2 (M 3 and M 4) form an n-channel (p-channel) voltage follower. When 
all are in saturation, the current through transistor M; is 
where 
I; = K; ( Vgsi - Vr; )2( 1 + A.Vdsi ), i =l,2,3,4 
K; = µCox W; 
2 £. I 
(3.1) 
(3.2) 
All parameters have their usual meaning as defined in Section 2.1 and A. is an empirical 
channel length modulation factor. Neglecting initially the body effect and channel length 
modulation, 
I; = K; (Vgsi -Vro)2 (3.3) 
Since I 1=Iz,I3 =I 4 and V G2 of M 2 is -2.5V, V G3 of M 3 is +2.5V, it follows from (3.3) 
that VGsi = VGsz = VGs 3 =VGs4 = 2.5V, i.e. 
V 1 = V;n 1 - 2.5V, and V 2 = V;n 1+2.5V (3.4) 
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As an output stage, M 5, M 6 and M 7, Ms are two identical "composite transistors" 
[8] forming a voltage divider. With no input signal (Vin 1 = 0), without considering body 
effect, V 1 = -2.5V, V 2 = +2.5V, and the voltage of the output node must be at the mid-
point between Vvv and Vss, i.e. V0 u11 =0, and Vgs6=Vgss=2.5V. This means that the 
circuit will delete DC off set. 
When V;n 1 :;: 0, because M 5 works as a current source and M 6 is another n-
channel source follower, Vout 1 must track V 2, i.e. 
Vout 1=V2-Vgs6=(V;n1 +2.5V)-2.5V = V;n 1 (3.5) 
Similarly, for the lower branch M 7, Mg, 
Vout 1 = V 1+2.5V = (V;n -2.5V) + 2.5V = V;n 1 (3.6) 
The only way that Vout 1 can meet the requirements of both n-channel and p-channel vol-
tage followers is for V 0u11 to track V;n 1 · This is the main reason why the buff er can main-
tain good linearity and very small off set. 
MIA - M 8A work in the same way as M 1 - M 8· Because the characteristics of p-
channel transistors are inferior to those of the n-channel devices, the characteristics of the 
buffer (gain, frequency response, etc.) are determined by the p-path (M 3,M 4, and the 
composite device M 5, M 6). The output impedance for this buff er can be approximated 
as 21(gm 6 + gm1). For the circuit in Fig. 3.1 with device sizes identified below, it is of the 
order of 6000. Large-size output transistors help reduce the output impedance in a 
trade-off for larger area and power consumption. For a load RL, assuming 
gm 3 =gm 4 >> g ds 3 = g ds4' the gain can be expressed approximately as 
A _ gm4 RL 
v - 2gds3 + gm4 RL + V(im6 + gm1) (3.7) 
The body effect in a real process results in a small off set; it can be reduced by using dif-
ferent size transistors for M 5 and M 7. 
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The buffer has two internal nodes, NI and N2, but the frequency performance is 
hardly degraded because as sources of voltage followers, both are low-impedance nodes. 
The same argument holds for the second stage, through which signals flow to the output. 
Thus, the frequency response for this buffer is excellent. 
3.3 Simulation Results 
The proposed CMOS buffer has been simulated with SPICE. For a standard 2µm 
n-well CMOS process, the most relevant parameters are: Vrno = 0.858V, Vrpo = 
-0.889V, Kn = 50.5 µA IV2 , Kp = 19.1 µA IV2• The following device sizes (in µm) 
were used: (W IL h,2 = 1012, (W IL h,4 = 3012, (W IL )s = 6012, (W IL )6 = 8012, 
(WIL)1=12012, (WIL)s=8012, (WIL)9,11=20120, (WIL)w=I1120, (WIL)12=16120. 
Vvv is connected to the substrates of all p-channel transistors and Vss to those of all n-
channel transistors to consider body effect. DC Performance: For Vvv = -Vss =5V and 
a load of R = 50k.Q paralleled by a lpF capacitor, the output voltage and the DC gain vs. 
input voltage are shown in Fig. 18. Note that the gain is smaller than unity because of eq. 
(3.7). 
Av(DCgain) 4 
--
Voutl "'.'" Voutl 3 
-
2-:: 
---
1-:: f 
1--
I 
0 
-1 
I 
I 
-2 _J .. 
---
-4 I I I I I I I I I I I I I I It I I ( j J I f f ) J I • t I t I ; 1 
-4 -3 -2 -1 0 1 2 3 4 
dcin 
Figure. 18. DC transfer function of the buffer. 
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Assuming 3% device mismatch, the offset is about 4mV. (If we use a single-ended buffer 
instead of this differential one, the offset will be much larger). Power consumption is 
about 20mW. The buffer maintains 0.1 % linearity over a ±2.5V input range. The linear-
ity error is defined as 
_ Vou11-Vou12-Av(O)(V;n1-V;n2) 100% 
E - Vin 1 - Vin 2 
AC performance: For a load of R = 50kn, C = IpF, Vvv =-Vss =5V, the buffer's -3dB 
bandwidth is 260MHz. The single-ended power supply rejection (PSR) for Vvv is 67dB, 
for Vss is about 55dB. Common-mode rejection (CMR) is about 55dB. The cut-off fre-
quency and phase is shown in Fig. 19. 
In high-frequency measurements a very small load impedance (usually son of the 
measurement instrument and cable) is often required. In this case, a measurement buffer 
is necessary. To achieve the required current drive, larger transistors for the output stage 
are used. For a load of R = 50n, C = IOpF, f -3dB = 350MHz which is better than the 
previous case because of the very small load resistor. 
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Distortion: For a 1 Vp-p, f = lMHz sinewave input signal, the fast Fourier transform 
yields 0.007% total hannonic distortion (THO). TIID increases to 0.017% at 
f =lOMHz. 
For a lower power supply of ±2.5V, the buffer bandwidth drops to 130MHz; the 
linearity error over a ±l .5V differential input range was simulated to be ±0.4%. The total 
harmonic distortion (TIID) at 1 Vp-p and f = lOMHz was simulated to be 0.02%. Power 
consumption is as low as l .4m W. 
CHAPTER IV 
THE VOLT AGE CONVERTER DESIGN 
In the first three chapters, we designed the basic cells: differential input and out-
put OT A, single-ended input and output transconductance without offset, the "OT A resis-
tor" and an internal (or output) buffer. In this chapter, we will discuss how to design vol-
tage converters. First we consider the single-ended to differential voltage converter. 
4.1 The First Initial Design of a Converter 
To design the converter, the simplest design approach is to make use of the purely 
differential output OT A designed in Chapter 2 (Fig. 9). The first input of the OT A is tied 
to the single-ended signal, the second is tired to ground. If we connect two resistors of 
the same value to the two output nodes of the OTA we should get a purely differential 
voltage because the two output nodes of the OT A give purely differential output currents. 
Fig. 20 shows the DC performance of this simple voltage converter. We can see that the 
linearity is not good. Also the two output voltages are not symmetric. 
This simple converter does not work well because the OT A is a symmetric design 
which also requires a balanced input to cancel nonlinear terms. We can analyze this 
behavior here. As we know from Eqs. (2.1) and (2.2), the current of a transistor working 
in saturation is 
where 
Id = k (Vgs - Vr )2(1 + A.Vds) 
k= µCoxW 
2L 
(4.1) 
(4.2) 
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For the circuit in Fig. 9, assuming VDD =-Vss, the current through M; is I;, and 
labeling Vgs 1 = Vgs2 = Vn, where Vgs 1 and Vgs2 are the gate-source voltages of transistors 
Ml and M2, and VB is a constant determined by the sizes of M 1 -M4, then 
and 
v(3) 
v(21) 
I 3 = k (V;n l + VDD -Vr )2(1 +A.Vds3) 
/4 = k(V;n2+VDD -VB -Vr )2(1+A.Vds4) 
Is= k(V;n1+VDD -Vn -Vr )2(1+A.Vdss) 
I 6 = k(V;n2+ VDD -Vr )2(1 +A.Vds6) 
I 9-/ 19 = I 3 +I 4 -/ s -I 6 
3 
2 
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FiJfe. 20. DC performance of the first initial converter design. 
v( , v(21) are the two output voltages of converter. 
1. 5 
(4.1) 
(4.2) 
(4.3) 
(4.4) 
(4.5) 
Because M 3 and M 4 (M 5 and N 6) are symmetric in the circuit, we can think that 
V ds3 = Vds4 = V 5 = V 6, then 
19-/ 19 = k(V;n1 + Vin2+2VDD -2Vy )(1 +A.Vds3)(V,.nl -V;n2) 
+ k (V;n 1+V;n2+2VDD -2Vn -2Vr )(1+A.Vds4)(V;n1 -V;n2) 
= k (V;n 1 - V;n2 )(1 + A.V ds4)(2V;n1+2V;n2 + 4V DD -2Vn -4Vy) 
= k (1 + A.Vds4)(V;n1 - V;n2 )Fr 
where 
Fr= (2V;n1 +2V;n2+4Vvv -4Vr) 
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(4.6) 
(4.7) 
If F1 is constant (independent of V;n 1, V;n2), the OTA has good linearity. The only way 
F1 can be constant is V;n 1 = -V;n2· That means the input would be purely differential, 
I 9-/ 19 = 4k (V;n 1 -V;n2 )(1 + A.Vds4 )(Vvv - Vr) 
to get the best linearity. We can estimate from (4.6) that when V;n 2 = 0, 
where 
I 9 - I 19 = F 1 V;n 1 + F 2V;~1 
F1 =k(l+A.Vds4)(4Vvv -4Vr) 
F 2 = 2k ( 1 + A. V ds 4 ) 
(4.8) 
(4.9) 
(4.10) 
Assuming Vin 1 =0.5V, from (4.9) the additional nonlinearity error is about 5%. This is 
why for a purely differential input, the circuit has much better performance than for a 
single-ended input. Even if it is not a purely differential input, e.g., V;n2=-0.9V;n1, from 
(4.9) and (4.10) the linearity of the OTA is still ten times better than the single-ended-
input OTA. 
4.2. The Second Initial Design of a Converter 
We already designed a good buffer, we also have a single-ended input and output 
OT A. Now we use these basic cells to design a simple voltage converter. We know the 
transconductance cell, Gm, has a transconductance gm, and if we connect the input and 
output of this Gm together, we get a resistor R1 of a value of 1/gm. If we use two identi-
cal transconductance cells, as shown in Fig. 21 , with an input voltage V;n , the first cell 
gives a current I 0 =-gm V;n, the current flows through the second cell to produces an out-
put voltage 
V0 = l 0 R1 =(-gm V;n )(l!gm ) = -V;n 
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(4.11) 
So we can use two transconductance cells to build a voltage inverter. The cells used are 
the improved Gm cells of Fig. 13 where the DC offset has been deleted (see Section 2.3). 
Vin ·~ 
-V out 
+Vout 
Figure. 21. The principle circuit of the second converter design. 
We used SPICE to simulate this voltage converter and found the inverter had 
good linearity and very wide bandwidth. But the output voltage was smaller than V;n 
(about 0.9V;n ). This is because the Gm not ideal, i.e., it also has an output impedance 
llg0 • The load can be expressed approximately as l/(gm2+g0 1 + g0 2) and the inverter 
output voltage is 
-gml 
Vo=~ _ •~ _.__~ _ V;, (gm1>gm2) (4.12) 
To get an accurate voltage inverter, we can choose larger size transistors for the first cell, 
to provide higher current gain to the second cell. We use the voltage inverter to invert 
V;n, also we use a buffer to get a delayed V;n, so the positive and negative outputs basi-
cally have the same amplitude and delay. Both outputs connect with an output buffer. By 
this way, we get a purely differential voltage. 
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The advantages of this design are: 
A. The circuit is very simple (no current mirrors), both the OT A and the buffer are sim-
ple. The working frequency is very high. With a load of 50kil and O. lpF, f -3dB is 
simulated to be above 300MHz. 
B. If the next stage does not have a large load, the converter does not need an output 
buffer. The design is further simplified and can work at higher frequences ( > 
500MHz). 
The shortcoming is that the differential signals come through two different paths; it is 
difficult to keep the two signals at exactly the same amplitude and phase. 
4.3 Improved Cascade Converter Design 
As we discussed above, the two initial designs of voltage converters fall short in 
obtaining purely differential voltages. The first design did not use its intrinsic balanced 
circuit operation, the signal was not purely differential but it did have the ability to 
improve the imbalance internally and give a differential-like output voltage (see the 
simulation for this circuit in Fig. 19). The second design fails in a giving purely differen-
tial voltage because it processes signals through different paths for the two outputs, but it 
has a simple circuitry and very high frequency response. Understanding these reasons 
provides us a solution: a combination of these two designs should result in a good circuit. 
We build a cascade-structure converter, see Fig. 21. The first stage is the simple 
converter we discussed (see Fig. 20) and provides a differential-like input voltage for the 
second stage. The second stage is the initial Design 1 of the converter we discussed in 
Section 4.1. But the second stage converter does have a differential-like input. We 
expect that the second stage improves the input signal greatly in both DC and AC perfor-
mance. 
We used SPICE to simulate this cascade-structure converter. The device process 
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parameters are the same as used before (see Section 3.3), with a lOk Q resistor and a 
100/ F capacitor as load. Fig. 22 shows the DC transfer function of the converter. Com-
pared to Fig. 19 (single-end input) we can see that the new design gives better linearity 
and lower offset. And the two outputs are purely differential voltages in a range of 
±0.5V. 
v(21) 
+ 
v. 
J..i I 
I 
+ I 
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V(lO) 
~d I I 
v(3) 
Figure. 22. The principle circuit of the cascade voltage converter. 
Fig. 23 gives the AC performance for this converter. We can see that now the two 
outputs have almost the same magnitude and bandwidth. The cut-off frequency is above 
lOOMHz. For a 1 Vp-p, f = lOMHz sinewave input signal, the fast Fourier transfonn 
yields 0.5% total harmonic distortion. The voltage and phase values at differential fre-
quencies are given in Table I and Table II. From the tables, we can have a closer look at 
the improved design. We compare the voltage and phase at the input of first stage, the 
inputs of the second stage ((V;n, V (10)), and the outputs after the second stage (V(3), V 
(21)). In the table, the phase error is the phase shift compared to the initial input signal. If 
two voltages are purely differential, they should have the same magnitude and same 
phase error, and have a constant phase difference: 180°. 
From the tables we can see that the initial input is single-ended input. After the 
first stage results in differential-like voltages which are far from purely differential in 
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Fi~e. 23. DC performance of the cascade voltage converter. 
v( , v(21) are the two output voltages of converter. 
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Figure. 24. AC performance of the cascade voltage converter. 
v3, v21 are the magnitudes of the two output voltages of converter. 
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TABLE I 
CONVERTER INPUT/OUTPUT VOLTAGES 
AT DIFFERENT FREQUENCIES 
Voltage at Inputs and Outputs 
(units:volts) 
Freq(MHz) Mag(Vin) Mag(V(lO)) Mag(V(3)) Mag(V(21)) 
1 
5 
10 
16 
20 
25 
32 
40 
50 
63 
80 
100 
125 
200 
316 
1 0.973 2.295 2.295 
1 0.972 2.295 2.295 
1 0.972 2.291 2.292 
1 0.971 2.288 2.288 
1 0.971 2.285 2.286 
1 0.971 2.281 2.281 
1 0.971 2.276 2.278 
1 0.971 2.267 2.271 
1 0.970 2.255 2.260 
1 0.970 2.235 2.244 
1 0.969 2.206 2.219 
1 0.968 2.160 2.181 
1 0.966 2.093 2.124 
1 0.959 1.858 1.929 
1 0.942 1.455 1.593 
TABLE II 
CONVERTER INPUT/OUTPUT PHASES 
AT DIFFERENT FREQUENCIES 
Phases Error of Inputs and Outputs 
(units: degrees) 
Freq(MHz) Ph(Vin) Ph(V(lO)) Ph(V(3)) Ph(V(21)) 
1 0.0 0.07 0.31 0.31 
5 0.0 0.33 1.58 1.57 
10 0.0 0.62 3.13 3.11 
16 0.0 0.94 4.91 4.89 
20 0.0 1.17 6.16 6.13 
25 0.0 1.45 7.73 7.69 
32 0.0 1.82 9.69 9.64 
40 0.0 2.27 12.16 12.10 
50 0.0 2.85 15.26 15.18 
63 0.0 3.59 19.13 19.03 
80 0.0 4.51 23.97 23.83 
100 0.0 5.67 29.97 29.79 
125 0.0 7.12 37.37 37.10 
200 0.0 11.23 57.19 56.52 
316 0.0 17.59 84.78 82.73 
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both magnitude and phase. After the second stage, the voltages are very close to purely 
differential. The magnitude and phase errors between the two outputs have a low asym-
metry ( < 1 % ) until very high frequencies (>SOMHz). Both signals have a bandwidth of 
about 200MHz. The simulation shows that the cascade design is an effective way to 
obtain a high-frequency, purely differential voltage. If we consider other parasitic capaci-
tors and resistors, the bandwidth would get worse; we will consider this issue in the next 
chapter. 
CHAPTER V 
LAYOUT OF THE CONVERTER CHIP 
5.1 MOSIS Process and the Layout Tool 
After finishing the schematic design and simulation, we created the layout for the 
converter chip and sent the design out for fabrication. Since this is an analog circuit 
design, there is no software tool available that automatically converts the circuit schemat-
ics to the layout. On the other hand, since this is a very-high-frequency circuit, a very 
careful layout design must be performed to assure the circuit's good performance. This is 
a good chance for learning how to design the layout for high-frequency circuits. 
We use MOSIS's process to manufacture the chip. This is 2µm CMOS process, 
i.e., the minimum gate length of transistors is 2µm. The parameters of this process are 
given in Appendix I. It is a double-metal, double-poly, n-well process and the chip pack-
age has 40 pins. 
We used the "Magic" tool to create the layout. Magic has plenty of commands to 
zoom, copy, rotate, label, etc., for the layout, which make the layout process very con-
venient. It can also automatically check the layout to see if the design meets the design 
rules, and give warnings if there are problems. 
Magic uses different colors to represent different layers and materials, so the 
whole layout looks clean and is easy to check. It can automatically calculate the parasitic 
capacitance and resistance at every node and connection. If the design is a digital circuit, 
digital simulation can be done in Magic. If the design is an analog circuit, Magic can not 
do analog simulation directly, but can use circuit extractor in Magic to get the complete 
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netlist of the circuit (including the parasitic capacitance at every node). Then based on 
this netlist the analog simulation can be perlormed with analog simulators such as 
SPICE, TSPICE or SABER. The simulation can be very close to the real case because of 
the good calculation of parasitic capacitance. 
The layout of power lines must be taken into consideration during the layout 
stage. There are many power lines in the layout. To conserve silicon area, we tried to use 
narrower power lines, but they must be wide enough to carry the maximum working 
current the circuit needs, otherwise the power lines may be burned (or the chip may be 
burned), or there is significant voltage drop on the power lines [17] and the circuit can 
not work well. For this design, the maximum current is less than 50mA and there are 
three power lines, the minimum width of the power line should be chosen as 8µm. 
5.2 Latch-up Prevention 
Without special attention in the layout design of the CMOS process, a parasitic 
circuit effect called "latch-up" may happen. Latch-up is a common and important 
phenomenon in CMOS structures. It can not be observed from circuit design and, there-
fore, can only be avoided in layout design. 
Fig. 25a shows a cross-section of a P-well CMOS structure, building on a N-
substrate and Fig. 25b shows its top view [ 17]. On the left side of the figure, there is a 
PMOSFET containing the P-type drain/source diffusions, poly gate, and the aluminum 
interconnection. In the P-well, there is an NMOSFET which has a similar structure as the 
PMOSFET, except that N-type, instead of P-type, diffusions are used for the 
drain/source. In order to isolate these two devices, a thick silicon oxidation is used for a 
high threshold voltage. 
Beside the above-mentioned real devices, there exist parasitic elements. One 
parasitic PNP lateral bipolar transistor is formed by P-diffusion, N-substrate, and P-well. 
s D s D Vss 
Si02 
n--substrate 
Si 
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G Si 
P-Well 
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Figure. 25. A cross-section of the layout of a p-well CMOS structure (a) 
and its top view (b ). 
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Figure. 26. Basic latch loop formed by parasitic bipolar transistors and 
parasitic resistors in CMOS structure. 
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Another parasitic NPN vertical transistor is built by N-substrate, P-well, and N-diffusion. 
These two transistors form a pnpn structure and are connected to each other as shown in 
Fig. 26 with Rw as the well resistance and Rs as the substrate resistance. From Fig. 26, 
it can be derived that, if both of the base-emitter junctions of the bipolar devices are for-
ward biased and if the loop gain satisfies the condition 
~NPN ~PNP ~ 1 (5.1) 
with f3PNP and f3NPN being the current gains of the two transistors, the currents in both 
transistors will increase until they reach self-limit or until they result in the destruction of 
the chip or its bonding leads. This phenomenon is called CMOS latch-up [17 - 19]. The 
result of this effect is shorting of the V DD and Vss lines, resulting in chip self-destruction 
or at least system failure with the requirement to power down. We must take steps to 
prevent the effect from happening. 
The way to reduce the latch-up risk is to to reduce the resistances Rw and Rs so 
that the forward base-emitter biases of the NPN transistor and of the PNP transistor are 
less than 0.6 V and, therefore, these transistors are off. The method to reduce these resis-
tances is to place a P+ collar (called a guard ring) around the periphery of the P-well or 
an N+ guard ring surrounding the P-channel device. It costs circuit density. 
In our design we took several steps to reduce latch-up risk: 
* Every n-well had substrate contacts with Vss. We placed one substrate contact per 
10-15 transistors. 
* Every substrate contact should be connected by metal directly to a supply pad (i.e., no 
diffusion or poly). 
*Substrate contacts were placed as close as possible to the source connection of transis-
tors connected to the supply rail (i.e., Vss n-device, VDD p-device). 
The most likely place for latch-up to occur is in the I/O structures where large currents 
~.EE PSU 
Filll6 XU. 
R. SCHAUMAWIII 
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E!.gure. 27. The Magic layout of the converter chip. 
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flow, large parasitic effects may be present and abnormal circuit voltages may be encoun-
tered. In our design, the output of OT As and out buffers needed more attention. Guard 
rings are applied to the layout design of the converter. (n+ guard rings connected to Vvv 
around p-transistors ). This effectively reduces the parasitic resistance, so the risk of 
latch-up is reduced to minimum. Fig. 27 shows the layout of the chip. 
5.3 Reducing the Parasitic Capacitance. 
Since we designed a very-high-frequency circuit, it is very sensitive to the load or 
parasitic capacitance. It can be seen from Fig. 26 that there is a parasitic capacitance 
between diffusion and substrate/well associated with the drain and source terminals of a 
device. In practice, this kind of capacitance cannot be avoided and the value of the capa-
citance depends on doping, applied voltage, and diffusion area. The first and second 
parameters cannot be changed in the layout design, but the third parameter can. We tried 
to reduce the diffusion area. 
Another kind of parasitic capacitance is wire capacitance which exists between 
poly/metal to substrate, poly2 to polyl, metal to poly, and metal2 to metall. This kind of 
capacitance depends only on the area, so that the only way to reduce the capacitance is to 
use a narrow and short interconnection. We should use the smallest contact available 
between two layers. For some critical nodes, we try to use shortest and thinnest connect-
ing wires. 
The basic cells of the circuit are OT As, which usually do not have a buffered out-
put stage. From simulation of some OT As, we learned that sometimes even a 50 f F 
additional capacitance at some critical nodes will reduce the bandwidth by more than a 
factor of 2. To solve this problem sometimes we can apply a special buffer such as we 
discussed in Chapter 3 to help improve the driving capability. More often, we need to 
pay extremely close attention to layout design to reduce the parasitic capacitance. If a 
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capacitance exists between two signal lines, it will cause crosstalk, which means the sig-
nal in one line is being passed to another line in error [20 - 22]. To reduce crosstalk, rout-
ing two lines in parallel should be avoided. Also, the space between two wires may need 
to be large for reducing the parasitic capacitance. 
In the beginning, I did not pay attention to these details in layout. The final result 
showed the cut-off frequency dropped about 7 5% compared to the pre-layout simulation. 
The layout had to be redesigned. 
5.4 Extracting and Simulating the Whole Chip Layout 
After we finished the layout of the whole chip (see Fig. 27), we wanted to do the 
simulation based on the whole chip. We extracted the whole chip. It gave a detailed net-
list (SPICE file) of the whole chip, including the parasitic capacitance at every node. 
After modifying the netlist (getting rid of some meaningless symbols), the SPICE file can 
be used to do analog simulation. Because I am more familiar with TSPICE (fektronics 
SPICE), I used a function in TSPICE to transfer the SPICE file into TSPICE file, and did 
the simulation in TSPICE. 
The layout brought in large parasitic capacitances at every node. This did affect 
the circuits AC petformance, but not have effect on DC performance (see Fig. 28). Fig. 
29 gives the AC performance of the chip. Comparing that with the performance before 
the layout (see Fig. 24), we can see how much change occurred. As we know, the parasi-
tic capacitance caused this poor AC performance. We need to make every effort to 
reduce the parasitic capacitance. 
When we simulated the circuit with a load of R = 500, C = lOpF, which are the 
values used in typical high-frequency measurements, the design gave a bandwidth of 
130MHz, and we observed purely differential output. 
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Figure. 28. SPICE simulation (DC) of the converter chip layout 
v3, v21 are the magnitudes of the two output voltages of converter. 
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Fi~. 29. SPICE simulation (AC) of the converter chip layout. 
magv3), mag(v21) are the magnitudes of the two output voltages of converter. 
CHAPTER VI 
THE MEASUREMENT OF THE CHIP 
6.1 The Difficulty of High-Frequency Measurements 
after we finished the layout design of the chip the design (layout) was sent to 
MOSIS (at the University of Southern California) to be fabricated. MOSIS (MOS Imple-
mentation Service) is a group of vendors operated by the Information Sciences Institute 
of the University of Southern California under the sponsorship of the U.S. Department of 
Defense Advanced Research Project Agency (DARPA) and the National Science Foun-
dation (NSF). The feature of MOSIS is that it combines several projects on a single wafer 
fabrication run, so the cost can be reduced. Details of the MOSIS process file we used for 
SPICE simulations are shown in the Appendix I. 
We received four chips for measurement. We complete the measurements in the 
Circuits Lab in the Department of Electrical Engineering at Portland State University, 
and in the Intel Network Circuits Lab. There are many reasons that cause chips to fail 
such as design problems, manufacturing process problems, or measurement mistakes. It 
is hard to get the designed chip to work the first time. 
Many design and simulation tools can help reduce the risk, but still some failure 
is out of the engineer's control. We must do a careful job at every stage to assure the chip 
is working even under the worst case conditions, or at least working partly. 
Because the circuit layout was small, I put three similar circuits on the chip. Each 
circuit has separate inputs, outputs and power supplies. In case part of the circuit had 
problems, the other circuit still may work. 
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A very-high-frequency circuit measurement is extremely difficult. Not only is 
there a limitation of measurement instruments, but also we need to consider such factors 
as large parasitic capacitance brought in by connection wires, test board and probes, 
noise brought in by power lines, and the impedance mismatch between the measured cir-
cuit and measurement instruments. 
6.2 The Measurement Process 
Since this circuit itself is a voltage converter, it does not need high-frequency 
transformers to provide the differential voltage and the design does not need other power 
supplies or bias voltages except V DD and Vss (and DC Ground), the measurement setup 
is very simple. We chose a gold-dressed chip socket for this chip. This was expensive 
but it assured that the socket has a very good contact with the pins of the chip. 
The expanded. photograph of the chip die is shown in Fig. 30). Clean (low noise) 
power and ground lines were very important for the measurements (see Fig. 31). For this 
chip, all unused pins were connected to ground. The power lines were connected with 
0.1 µF by-pass capacitors to filter the noise and keep the power lines stable. The by-pass 
capacitors were connected. as close as possible to the input pins of the chip and the capa-
citor leads were as short as possible (long lines or leads introduce parasitic inductance). 
For the same principle, the "ground" was connected well to system ground with thick 
connecting wires. 
Another consideration is that we need to match input and output impedance at the 
measuring node when we do the measurement. For the coaxial cables and BNC connec-
tor, the impedance is 500, so we put a 500 resistor at input and output of the chip to 
match the cable imped.ance. 
The first test board was not designed well. The power and ground lines were not 
very clean, and BNC connectors were not used for the input and output nodes, the input 
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Figure. 30. The photograph of the chip die. 
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Figure. 31. The measurement set-up for the converter chip. 
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and outputs were so corrupted by noise, no bandwidth measurements were possible. 
A second test board was built Learning lessons from the first one, more attention 
is paid to get much cleaner power and ground lines, BNC connectors and coaxial cables 
were used at input and output nodes, which prevented the signal from leaking and from 
coupling outside noise sources. For a much higher frequency measurement (52MHz ), we 
obtained good results. From the measurement shown at 52MHz in Fig. 32, we can see 
that we get purely differential signals. The signals have approximately the same magni-
tude and are 180° phase inverted. This means that the chip does work at very high fre-
quencies. 
We note in Fig. 32 that the output waveform had distortion at the peaks of the 
waveforms. For high-frequency AC signals, if the impedance at the output node is 50 Q 
and the capacitance is about 1 OpF, the large load will pull a very large current, the out-
put buffer in the chip still has difficulty in driving the load (especially when 
f > 30MHz ). This is the reason why we see the distortion at the peak of the waveform. 
We used a HP 4195A spectrum analyzer to verify the bandwidth of the circuit. 
Before we began the formal measurement, we did careful calibration for the 4195A and 
kept the noise (from cable, test board, outside, etc.) very low (usually< 60dB) until very 
high frequencies (usually> 200MHz ). This is a very difficult task. One must make sure 
to have a very clean test board and very good calibration, even the length of test cable 
has a significant effect on the noise contribution. Fig. 33 shows the frequency response of 
the chip (on second test board). The output load is son. The measurement probe adds 
about lOpF load capacitance at the measured node. We can see that the bandwidth of 
the chip is above 130MHz. After 130MHz the curve is changed by other parasitic capaci-
tance. Fig. 34 shows the DC transfer curve of the converter. The output buffers of the 
chip have an off set, so the curve is not symmetric. We will analyze the off set in the next 
chapter. 
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Figure. 34. DC transfer function measurement result of the chip. 
By now we finished DC, AC and bandwidth testing for this chip. We can see that 
the measurements agree with the simulation results. As a new way to design integrated 
"voltage transformer", the chip design is successful. 
The single-ended to differential voltage converter circuit and a differential to 
single-ended converter circuit (based on circuit in Fig. 13) were used in another filter 
chip (see Fig. 35). The frequency responses of the filter with external transformers (see 
measurement circuit in Fig. 1) and with the integrated converters are shown in Fig. 36 
and 37. We can see that because the external transformers can only work in a range (in 
our case is between 200kHz to lOOMHz }, so at low-frequency range the circuit does not 
work. The intergrated converter can work in a large range (from DC to lOOMHz), but the 
signal loss is large. This is because our design problem (the gain is too small) and we can 
fix it easily. We will talk about the problem in the next chapter. 
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Figure. 36. The filter measurement (AC) with external voltage transformers. 
Conclusion 
CHAPTER VII 
CONCLUSIONS AND FUTURE WORK 
In this thesis, the design strategies for high-frequency OTA-based analog signal 
processing (ASP) systems have been presented. New techniques for the design of the 
basic building block, the operational transconductance amplifier (OTA), have been pro-
posed with emphasis on linear input range and frequency response, with special attention 
paid to considerations for the high-frequency effects of parasitics. The circuits have been 
fabricated and evaluated experimentally. 
First, based on very simple transconductance cells, cascade current mirrors were 
used to realize current copying and subtraction. A differential in/out OT A was built with 
large input range, good linearity and a high cut-off frequency (> 300MHz ). A single 
in/out transconductance cell with off set-reduced circuitry was designed, which can be 
used as a fast voltage inverter or a grounded-resistor. 
High-frequency analog circuit measurement is extremely difficult compared with 
that of digital circuits. A high-frequency ( f -3dB > 260MHz ), good linearity CMOS 
buffer was designed and was used in the chip measurements. 
Based on two initial designs of voltage converters, a cascade OT A voltage con-
verter was created. The converter can provide pure differential voltage and can work in a 
range from DC to lOOMHz. 
Carefully attention was paid in layout design of the chip, as well as the measure-
ment set-up. The measurement results agree with the design simulations. The design is 
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successful. The voltage converter circuit can be used widely in integrated circuits to 
replace discrete voltage transformers. 
Future Work 
The design of the converter and the buffer basically meet the requirements, but 
from the results of simulation and measurement, we still can find places for improve-
ment. Here I discuss some problems found and what improvements can be made. 
The Output Buffer: 
As we discussed before, the buffer has an important role in all measurements. Because it 
is built in CMOS and the output transistor sizes are small, the output impedance is about 
6000. This is too large for many applications because in many cases the load is smaller 
than 1000. In the experiments, we already saw the effect on AC and bandwidth measure-
ments (the magnitude loss and the distortion). Also because in the chip we used a 
single-ended buffer instead of a differential buffer, the performance was worse (see Fig. 
38, there is a large offset). The drawback can be improved by enlarging the size of output 
stage transistors to enhance the driving ability. By this way we can get a 150.Q output 
impedance buffer without too much difficulty. The signal loss of the buffer will be 
improved from -22dB to about -12dB. Smaller distortion also can be achieved. If we 
would build npn transistors in the chip, we can reduce the output impedance of the buffer 
dramatically, but that is a more complicated process (BiCMOS). Also the buffer had an 
offset because of body effect, we need a redesign to delete this off set. 
A better way to overcome these shortcomings is to introduce feedback into the 
buffer circuit. Adding a feedback stage (see Fig. 39) improves the performance greatly 
over that of original design. The working principle is that if the output changes linearly 
following the input, the circuit works in exactly the same way as circuit in Fig. 17. But if 
the output does not change linearly, the feedback will force v(la) to change, then the 
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Figure. 38. The measurement (DC) of a single-ended buff er. 
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Figure. 39. A improved single-ended buffer. 
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input stage bias voltage is changed to correct the non-linearity. The voltage gain is also 
increased because assuming the feedback stage gain is A, from eq. (3.7), 
RL _ gm4 1 1 
Av- 2~+Km4 RL+A <im6+Km1) 
(7.1) 
For same size devices, the output impedance decreases from 600'2 to 1000. The offset 
changes from 60mV to lOmV. The gain rises from 0.82 to 0.93 (see Fig. 40). The fre-
quency (with load lOOkQ, lpF) increases from 260MHz to 360MHz. The input range is 
a little smaller than before. So for the next chip design, we can use better output buffers. 
v{out) 
1. 5 
-
v(outd) 1 
SO Om 
0 
-so om 
-1 
-1. 5 
-1. 5 -1 -SO Om 0 SO Om 1 1. 5 
dcin 
Fi~e. 40. The DC transfer functions of the original single-ended 
buer and the improved buffer. v(outd) is the output of original buffer 
and v( out) is output of the improved buff er. 
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OT A-resistor 
The second problem of the voltage converter chip arises because the resistor we designed 
is too small, the de gain of the voltage converter is smaller than 0.5. We need to change 
transistors' sizes for this OTA-resistor so we can get a de gain around unity. The resistor 
also has offset problem. How to reduce the offset and, at the same time, keep the 
resistor's simple circuitry (small parasitic capacitance) and good linearity requires more 
work. 
Others: 
Because we did not know the MOSIS process well, some mistakes were made when we 
designed the layout of the chip. E.g., in this process, Pinl is connected to the substrate of 
the chip (Vss ). Having ignored this in our design, Pinl was one output of part of the cir-
cuits. This mistake caused the failure of a part of the circuit, and resulted in damage to 
the first two chips during the measurement. 
For this very-high-frequency circuit design, the current and voltage gain are low, 
the whole circuit is very simple, and there is no feedback, so this design also depends on 
circuit fabrication process. For next design we can think about introducing feedback for 
the whole circuit to reduce the process effect. 
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APPENDIX I 
POST PROCESS MOSIS N14Q SPICE MODEL 
N 14Q SPICE LEVEL 2 PARAMETERS 
.MODEL CMOSN NMOS LEVEL=2 LD=0.250000U TOX=418.000008E-10 
+ NSUB=9.2303604E+14 VT0=0.85514 KP=5.0471000E-05 GAMMA=0.1954 
+ PHI=0.6 U0=596.714 UEXP=0.075874 UCRIT=l0266.7 
+ DELTA=2.733586 VMAX=65701.8 XJ=0.250000U LAMBDA=l.8428428E-02 
+ NFS=l.085836E+12 NEFF=l NSS=l.OOOOOOE+IOTPG=l.000000 
+ RSH=28.800000 CGD0=3.099249E-10 CGS0=3.099249E-10 CGB0=3.830243E-10 
+ CJ=8.997E-04 MJ=0.557810 CJSW=5.527200E-10 MJSW=0.285976 PB=0.8000 
00 
* Weff = W drawn - Delta_ W 
* The suggested Delta_ W is -0.24 um 
.MODEL CMOSP PMOS LEVEL=2 LD=0.250000U TOX=418.000008E-10 
+ NSUB=9.30800E+15 VT0=-0.889827 KP=l.9068000E-05 GAMMA=0.6249 
+ PHI=0.6 U0=216.495 UEXP=0.218488 UCRIT=62664 
+ DELTA=0.169261 VMAX=lOOOOO.l XJ=0.250000U LAMBDA=5.019540E-02 
+ NFS=9.265210E+l 1 NEFF=l.001 NSS=l.OOOOOOE+IO TPG=-1.000000 
+ RSH=66.820000 CGD0=3.098661E-10 CGS0=3.098661E-10 CGB0=3.726660E-10 
+ CJ=2.980500E-04 MJ=0.555355 CJSW=3.0047600E-10 MJSW=0.287927 PB=0.8000 
00 
* Weff = Wdrawn - Delta_ W 
* The suggested Delta_ W is -0.17 um 
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Model Parameters Units 
LD lateral diffusion (length) meter 
TOX oxide thickness meter 
NSUB substrate doping density l/cm 3 
VTO zero-bias threshold voltage volt 
KP transconductance amp/volt 2 
GAMMA bulk threshold parameter voit0·5 
PHI surface potential volt 
uo surface mobility cm 2 I volt sec 
UEXP mobility degradation exponent 
UCRIT mobility degradation critical field volt/cm 
DELTA width effect on threshold 
VMAX maximum drift velocity meter/sec 
XJ metallurgical junction depth meter 
LAMBDA channel-length modulation vo/t-1 
NFS fast surface state density l/cm 2 
NEFF channel charge coefficient 
NSS surface state density 1/cm 2 
TPG gate material type: 
+ 1= opposite of substrate 
-1= same as substrate 
0 =aluminum 
RSH drain, source diffusion sheet resistance ohm/square 
CGDO gate-drain overlap capacitance/channel with farad/meter 
CGSO gate-source overlap capacitance/channel with farad/meter 
CGBO gate-bulk overlap capacitance/channel with farad/meter 
CJ bulk p-n zero-bias bottom capacitance/area faradmeter 2 
MJ bulk p-n bottom grading coefficient 
CJSW bulk p-n zero-bias perimeter capacitance/length farad/meter 
MJSW bulk p-n sidewall grading coefficient 
PB bulk ohmic resistance ohm 
APPENDIX II 
NETLISTS OF SOME CIRCUITS 
A. The Netlist of Differential Input/Out OT A in Fig. 9 
ml vdd 6 M vss cmosn: w=4u 1=2u 
m2 vdd 10 N vss cmosn:w=4u 1=2u 
m3 1 6 vss vss cmosn :w=4u 1=2u 
m4 1 N vss vss cmosn: w=4u 1=2u 
m5 5 M vss vss cmosn:w=4u 1=2u 
m6 5 10 vss vss cmosn:w=4u 1=2u 
m7 M vc vss vss cmosn:w=8u 1=2u 
m8 N vc vss vss cmosn :w=8u 1=2u 
m5a 1 1 7 vdd cmosp :w=48u 1=2u 
m6a 21 1 8 vdd cmosp: w=12u 1=2u 
m7a 25 1 8a vdd cmosp: w=12u 1=2u 
m8a 5 5 9 vdd cmosp: w=48u 1=2u 
m9 3 5 9a vdd cmosp : w= 12u 1=2u 
mlO 12 5 9b vdd cmosp: w=12u 1=2u 
ml 1 21 12 12a vss cmosn: w=16u 1=2u 
m12 25 25 15 vss cmosn: w=16u 1=2u 
m13 3 25 15a vss cmosn: w=16u 1=2u 
m14 12 12 13 vss cmosn: w=16u 1=2u 
m15 7 7 vdd vdd cmosp:w=48u 1=2u 
m16 9 9 vdd vdd cmosp:w=48u 1=2u 
ml 7 9a 9 vdd vdd cmosp :w=l2u 1=2u 
ml8 9b 9 vdd vdd cmosp :w=l2u 1=2u 
ml9 8 7 vdd vdd cmosp:w=l2u 1=2u 
m20 8a 7 vdd vdd cmosp:w=l2u 1=2u 
m21 13 13 vss vss cmosn:w=l6u 1=2u 
m22 15a 15 vss vss cmosn:w=l6u 1=2u 
m23 15 15 vss vss cmosn:w=l6u 1=2u 
m24 12a 13 vss vss cmosn:w=l6u 1=2u 
B. Netlist of Offset-Reduced Gm Cell in Fig. 14 
vin in 0 v: dc=dcin 
vvdd vdd 0 v:dc=5 
vvss vss 0 v:dc=-5 
sa in out s2:p 1 =30u 
sc 0 outa s2 :pl=30u 
rout out 0 r:r= lk 
routl outoff 0 r:r= lk 
cout out 0 c:c=30f 
coutoff outoff 0 c:c=30f 
ml vdd vdd la vss cmosn:w=30u 1=2u 
m2 la in outoff vdd cmosp:w=30u 1=2u 
m3 outoff in 2a vss cmosn:w=30u 1=2u 
m4 vss vss 2a vdd cmosp:w=30u 1=2u 
mla outa outa vdd vdd cmosp:w=l4u 1=40u 
m2a out outa vdd vdd cmosp:w=l5u 1=40u 
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m3a outa outa vss vss cmosn:w=14u 1=40u 
m4a out outa vss vss cmosn:w=15u 1=40u 
model s2 subckt:nodes=(in out) p 1 
vvdd vdd 0 v:dc=5 
vvss vss 0 v:dc=-5 
m 1 vdd vdd 1 vss cmosn:w=p 1 1=2u 
m2 1 in out vdd cmosp:w=p 11=2u 
m3 out in 2 vss cmosn:w=p 11=2u 
m4 vss vss 2 vdd cmosp:w=p 1 1=2u 
endm 
C. Netlist of Differential Buffer 
m9 vdd vdd 1 vss cmosn:w=20u 1=2u 
m9a 1 1 2 vss cmosn:w=27u 1=2u 
mlO 2 2 3 vss cmosn:w=20u 1=2u 
mlOa 3 3 0 vss cmosn:w=20u 1=2u 
mll 0 0 4 vss cmosn:w=20u 1=2u 
ml la 4 4 5 vss cmosn:w=20u 1=2u 
m12 5 5 6 vss cmosn:w=12u 1=2u 
m12a 6 6 vss vss cmosn:w=20u 1=2u 
ml vdd in 1 vss cmosn:w=30u 1=2u 
m2 1 vc vss vss cmosn:w=30u 1=2u 
m3 vss in 2 vdd cmosp:w= lOu 1=2u 
m4 2 vcl vdd vdd cmosp:w=lOu 1=2u 
m5 3 vc 1 vdd vdd cmosp:w=60u 1=2u 
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m6 3 2 outa vss cmosn:w=80u 1=2u 
m7 4 1 outa vdd cmosp:w=l20u 1=2u 
m8 4 vc vss vss cmosn:w=80u 1=2u 
mla vdd ina la vss cmosn:w=30u 1=2.0u 
m2a la vc vss vss cmosn:w=30u 1=2.0u 
m3a vss ina 2a vdd cmosp:w=lOu 1=2.0u 
m4a 2a vcl vdd vdd cmosp:w=lOu 1=2.0u 
m5a 3a vc 1 vdd vdd cmosp:w=60u 1=2.0u 
m6a 3a 2a out vss cmosn:w=80u 1=2.0u 
m7a 4a la out vdd cmosp:w=120u 1=2.0u 
m8a 4a vc vss vss cmosn:w=80u 1=2.0u 
D. Netlist of Single-Ended Improved Buffer 
m9 vdd vdd 1 vss cmosn:w=20u 1=2u 
m9a 1 1 2 vss cmosn:w=27u 1=2u 
mlO 2 2 3 vss cmosn:w=20u 1=2u 
mlOa 3 3 0 vss cmosn:w=20u 1=2u 
mll 0 0 4 vss cmosn:w=20u 1=2u 
ml la 4 4 5 vss cmosn:w=20u 1=2u 
ml2 5 5 6 vss cmosn:w=12u 1=2u 
ml2a 6 6 vss vss cmosn:w=20u 1=2u 
ml vdd in 1 vss cmosn:w=40u 1=2u 
m2 l la vss vss cmosn:w=40u 1=2u 
M13 vdd out la vss cmosn: w=40u 1=2u 
m14 la 1 vss vss cmosn: w=40u 1=2u 
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m3 vss in 2 vdd cmosp:w=lOu 1=2u 
m4 2 vcl vdd vdd cmosp:w=lOu 1=3u 
;m3a 2a 2 vdd vdd cmosp:w=lOu 1=3u 
;m4a vss out 2a vdd cmosp:w=lOu 1=2u 
m5 3 vc 1 vdd vdd cmosp:w=30u 1=2u 
m6 3 2 out vss cmosn:w=40u 1=2u 
m7 4 1 out vdd cmosp:w=60u 1=2u 
m8 4 vc vss vss cmosn:w=40u 1=2u 
;m5a 3 vcl vdd vdd cmosp:w=lOOu 1=2u 
;m6a 3 2 out vss cmosn:w=200u 1=2u 
;m7a 4 1 out vdd cmosp:w=300u 1=2u 
;m8a 4 vc vss vss cmosn:w=200u 1=2u 
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